Cadence Design Systems announced Wednesday that Renesas has used the Cadence Perspec System Verifier to verify its new micro-controller unit (MCU) design for internet of things (IoT) applications. The Perspec System Verifier enabled Renesas to improve the system-level verification process, which reduced the number of engineering hours spent on test scenario generation by up to 90 percent when compared with its previous approach.
The Perspec System Verifier is a software-driven system-on-chip (SoC) verification solution. It improves SoC quality and saves time by reducing development effort for complex SoC-level use cases, creating coverage-driven automation of system use-case generation, and shrinking the time required to reproduce, debug and fix complex SoC-level bugs. Additionally, it provides a portable stimulus solution by running tests on any logic simulator, emulator, FPGA prototype or silicon.
As it applies an appropriate level of abstraction, Perspec System Verifier can meet the growing challenges of validating SoC performance, function, and power, especially at advanced nodes. The platform is portable, supporting reuse across SoC scope, from IP to the system level, including software; platforms, including FPGAs, emulators, hardware description language (HDL) simulators, virtual platforms, and silicon; and generated tests can be run on all Cadence Verification Suite platforms, including Xcelium Parallel Simulator, Palladium Z1 Enterprise Emulation Platform, and Protium S1 FPGA-based prototyping platform.
Using Perspec System Verifier, users will benefit from completeness of measurement, with coverage of functionality, flows, and dependencies. Consumers also gain knowledge transfer advantages, since the formal, model-based system description supports knowledge sharing between different groups, particularly hardware and software engineers.
The Renesas MCUs have more IP blocks and complex subsystems than existing designs, with thousands of combinations of potential access conflicts found in those designs. The previous Renesas approach involved a manual process for creating use-case test scenarios, which was very time-consuming due to the large number of combinations that needed to be verified.
By replacing its legacy process with the Perspec System Verifier, Renesas achieved the benefits of an efficient, algorithm-based system-level verification solution that enabled the automatic generation of complex test scenarios.
After an intensive evaluation using several production designs, Renesas confirmed that the Perspec technology was easy to deploy and that it integrated seamlessly with its existing testbench environment without any additional configurations. It enabled the generation of C code tests directly from Unified Modeling Language (UML) diagrams, which helped reduce human errors.
Running on the Cadence Incisive Enterprise Simulator and the Cadence Palladium Z1 Enterprise Emulation Platform, it offered a top-down verification process for system specification that improved reusability as the design specifications changed.
“The Perspec System Verifier was the most practical system verification solution for our advanced MCU designs because of its automated test scenario generation capability,” said Toshinori Inoshita, senior manager, Elemental Technology Development Div. 1, Renesas System Design Co., Ltd. “Through our evaluation, we found that the Perspec technology easily detected issues caused by complex combinations of power mode settings and transitions. The technology can help us dramatically improve productivity and deliver our designs to IoT application developers much faster. We’re also planning to deploy the Perspec technology for our new design projects.”